Quantcast
Channel: Microcontrollers
Viewing all articles
Browse latest Browse all 231686

Forum Post: RE: MSPM0G3507: TRM error in SYSPLL setup example [SLAU846B Sec 2.3.1.3.1]

$
0
0
Here are some reference from TRM, but these seems not detailed enough: Enabling and Disabling the SYSPLL After configuration, enable the SYSPLL by setting the SYSPLLEN bit in the HSCLKEN register. Before enabling the SYSPLL, make sure that the SYSPLL is in a disabled state by verifying that the SYSPLLOFF bit in the CLKSTATUS register is set. After the SYSPLL is enabled, application software must not disable it until the SYSPLLGOOD or SYSPLLOFF bit is set in the CLKSTATUS register, indicating that the SYSPLL transitioned to a stable active state or a stable dead state. When the SYSPLL is enabled, the SYSPLL reference clock selection must not be changed. Quite busy now, but I am sure that I will verify this in next few days.

Viewing all articles
Browse latest Browse all 231686

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>