Yes, that's what I mean. For instance, routing a GPIO interrupt or Timer interrupt generated by the R5F0-0 core to other cores (such as R5F0-1, R5F1-0, R5F1-1) to achieve synchronous triggering across multiple cores.
↧