Part Number: TMS320F28P650DH Tool/software: Hi experts, My customer is observing strange behavior in the ADC. case 1: config: Ch 7 sampling A4 result: Ch7 = 0 (abnormal) case2: config: Ch7 sampling A4 Ch10 sampling A4 result: Ch7 = 0 Ch10 = expected value. case 3: config: Ch6 sampling A4 Ch7 sampling A4 result: Ch6 = expected value Ch7 = expected value. any idea what's causing the abnormal on A4 sampling?
↧
Forum Post: TMS320F28P650DH: ADC channel strange behaviour.
↧
Forum Post: RE: AM2634: ROM symbol for debug
[quote userid="571219" url="~/support/microcontrollers/arm-based-microcontrollers-group/arm-based-microcontrollers/f/arm-based-microcontrollers-forum/1487314/am2634-rom-symbol-for-debug/5720364#5720364"]When you said the ROM code goes out of context, do you mean the 0x1368 has nothing to do with abort handler? [/quote] What i meant is 0x1368 has nothing to do with ROM code. The abort handler is also part of application symbol, not part of ROM symbol.
↧
↧
Forum Post: RE: AM2634: ROM symbol for debug
[quote userid="571219" url="~/support/microcontrollers/arm-based-microcontrollers-group/arm-based-microcontrollers/f/arm-based-microcontrollers-forum/1487314/am2634-rom-symbol-for-debug/5720364#5720364"]Their application is battery management, which includes a CAN Communiation function. It is a new CAN frame receive event that would trigger the application to goes to the above code[/quote] The way to debug here would be to put a breakpoint at can packet interrupt handler then step through trying to debug further
↧
Forum Post: TMS320F280025C: Getting started with ACIM FOC development
Part Number: TMS320F280025C Tool/software: Dear C2000 Team, My AC induction motor has te following specs: 4200 watt 3200 RPM 3x32 Vrms 102 A (nominal) CF: 110Hz Cosfi: 0.85 The motor contains two temperature sensors and one 64ppr encoder. I would like to start development for this motor with FOC control. I think it is best to start with some example code running on a development kit. Can you recommend the correct hardware to get started?
↧
Forum Post: RE: RM57L843: RM57L843:
Hi Sandeep, Use 12.8.1: -- Thanks & regards, Jagadish.
↧
↧
Forum Post: TMS320F2812: C2000 microcontrollers forum
Part Number: TMS320F2812 Tool/software: Hi, I'm using the built-in ADC of the TMS320F2812PGFA CG (Revision G). In my application, I am sampling a very slow sensor signal that decreases as temperature increases (temperature range: 22 to 300 °C). When sampling the signal at room temperature, it produces a very noisy output with approximately 250 counts of noise. I am not sure whether there is something wrong with my ADC configuration at the register level. I have also double-checked the hardware PCB design and couldn't find any issues. Thank you in advance for your assistance. The following figure illustrates the noise band: ADC counts ranging from Min: 2450 to Max: 2600 y-axis: ADC counts x-axis: t in s (100 ms in total, as 1000 samples are shown) void InitAdc(void) { AdcRegs.ADCTRL3.bit.ADCBGRFDN = 0x3; // Power up bandgap/reference circuitry DELAY_US(ADC_usDELAY); // Delay before powering up rest of ADC AdcRegs.ADCTRL3.bit.ADCPWDN = 1; // Power up rest of ADC DELAY_US(ADC_usDELAY2); // Delay after powering up ADC AdcRegs.ADCTRL1.bit.SEQ_CASC = 1; AdcRegs.ADCTRL1.bit.CONT_RUN = 0; AdcRegs.ADCTRL1.bit.CPS = 0; AdcRegs.ADCMAXCONV.bit.MAX_CONV1 = 0; //ADCINA1 AdcRegs.ADCCHSELSEQ1.bit.CONV00 = 0x1; AdcRegs.ADCTRL2.bit.EVB_SOC_SEQ = 1; // AdcRegs.ADCTRL2.bit.EVA_SOC_SEQ1 = 1; AdcRegs.ADCTRL2.bit.INT_ENA_SEQ1 = 1; // ADC clock prescaler ADCCLKPS = 0010 -> FCLK = 18.75 AdcRegs.ADCTRL3.bit.ADCCLKPS = 2; EvbRegs.GPTCONB.bit.T4STAT = 1; //Counting upward EvbRegs.GPTCONB.bit.TCMPOE = 0; //high-impedance state EvbRegs.GPTCONB.bit.T4PIN = 0; //Forced low EvbRegs.GPTCONB.bit.T4TOADC = 2; //Setting of period interrupt flag starts ADC //T4CON Timer 4 Control Register EvbRegs.T4CON.bit.FREE = 0; //Stop on emulation suspend EvbRegs.T4CON.bit.SOFT = 0; //Stop on emulation suspend EvbRegs.T4CON.bit.TMODE = 2; //Continous-Up Count Mode EvbRegs.T4CON.bit.TPS = 7; //Input clock prescaler EvbRegs.T4CON.bit.T4SWT3 = 0; //0: use own tenable bit; 1: use tenable to T4CON EvbRegs.T4CON.bit.TENABLE = 1; //0: disable timer op; 1: enable timer op EvbRegs.T4CON.bit.TCLKS10 = 0; //clock source: internal EvbRegs.T4CON.bit.TCLD10 = 3; //reserved EvbRegs.T4CON.bit.TECMPR = 0; //0: disable timer compare; 1: enable timer compare EvbRegs.T4CON.bit.SET3PR = 0; //0: use own period; 1: use T4PR EvbRegs.T4PR = 58594; // Sampling rate = 10 Hz } //Interrupt Routine interrupt void ADCINT_ISR(void) { EALLOW; SysCtrlRegs.WDKEY = 0x55; EDIS; rawValue = (AdcRegs.ADCRESULT0) >> 4; AdcRegs.ADCTRL2.bit.RST_SEQ1 = 1; AdcRegs.ADCST.bit.INT_SEQ1_CLR = 1; PieCtrlRegs.PIEACK.all = PIEACK_GROUP1; ... }
↧
Forum Post: RE: MSP430FR2433: MSP430FR2433 getting issue while creating connecting with GUI composer
to work with GUI composer need to install cloud agent, while installing it on windows 11 I am facing issue (Error: This App do not run on this PC). But I am able to install it on windows 10. My first question is does TI support cloud agent for windows 11? 2) I am trying to build application with GUI composer and MSP430FR2433 on windows 10. I have selected xds as a communication protocol and uploaded .out file to GUI composer. I am able to flash this hex file to launchpad. But after that GUI composer trying to connect with MSP430G2553, why I didin't understand. In previous steps I have selected MSP430FR2433 part correctly. Please you can check the attached screenshot.
↧
Forum Post: RE: AM263P4-Q1: enet_lwip_cpsw sample not working (different board and SDK versions)
Hi Mari, Yes, static IP works on all AM26x devices and customers are using it as well. Can the customer please share their ".out" binary so I can test on my setup? Regards, Shaunak
↧
Forum Post: RE: AM2432: No communication EtherCAT with AM2432 and custom PHY dp83822
Hi Andreas, Thanks, I confirmed that the link is always up. (BMSR = 786d) But, it is unable to scan this device from master device. I checked register below, MII link is no established. And I also checked waveforms MII0_RXD0, and MII0_TXD0, after scan from master. I confirmed MII0_RXD0 waveform, but I didn't see MII0_TXD0 waveform. Best regard, Oyama
↧
↧
Forum Post: RE: TMS320F280038C-Q1: Upgradable flash memory section with user functions.
It might be best to create a separate project for ASW and build it separately so that the complete content of the respective flash memory is generated. The BSW bootloader could initialize everything needed for ASW, or the ASW bootloader could be launched and then return back to BSW.
↧
Forum Post: RE: TMS320F28P650DK: F28P650DK7 169PIN& F28P650SH7 169PIN reset at 70℃ when use heat gun. DK9 169PIN don't reset at 70℃.
Hi Zane, Reading the RESC register would e the best. Is the customer having an issue connecting to JTAG preventing the read of RESC? Can you request customer to continuously monitor the supply rails (3.3V/1.2V), XRSN and X1 pins when code is running first at lower temperature then gradually increase the temp to 70 ℃ to see if there are glitches in the supply line or clock? Regards, Joseph
↧
Forum Post: TMS320F28P650DK: PMBUS bus free in PMBUSTS register
Part Number: TMS320F28P650DK Tool/software: Before starting a new transfer I check the bus free bit. But it is marked as RC [read clear] in data sheet. I also read the status field at the end of transfer to verify transaction has finished. Is the RC setting the bus free to 0? sequence is as follows: 1. start transfer 2. read PMBUSTS for EOM 3. Before start of next transaction read PMBUSTS to verify if bus if free Step3 always fails. I believe it is because of the read to check EOM. Is this expected behaviour? I removed the check for bus free to start new transaction and the transfers work correctly
↧
Forum Post: MSP430F5438A: XT1 External Crystal Not Working
Part Number: MSP430F5438A Tool/software: Hello, We are currently using the MSP430F5438A XT1 external crystal oscillator 10Mhz. I looked at the slau208q.pdf manual. When writing about XT1DRIVE, it only talks about the driver configuration in XT1 LF mode. Question 1: In XT1 HF mode, is the configuration of this drive capability still valid? Question 2: In XT1 HF mode, 10M crystal oscillator. Can XT1DRIVE be set to 10,11? Question 3: When using an oscilloscope to detect the trigger signal sent by MSP430F5438A to the 10M crystal, no trigger level was found. When working normally, a 3.3v high pulse trigger signal can be seen output. Do you know why this could be happening? Question 4: Is it better to use XT2 in high frequency mode? The configuration of XT2DRIVE is definitely for high frequency. Thanks, Zack
↧
↧
Forum Post: RE: UNIFLASH: Memory Dump Guide for Different Packages
[quote userid="638035" url="~/support/microcontrollers/arm-based-microcontrollers-group/arm-based-microcontrollers/f/arm-based-microcontrollers-forum/1488908/uniflash-memory-dump-guide-for-different-packages/5719646#5719646"]For additional question, is there any method when I want to view memory of 24-VQFN without EVM? [/quote] Zoey is correct. You need a JTAG connection of some sort to view memory.
↧
Forum Post: RE: MSP430FR5969: Addressing Mode of CG(R3) for ADDA and SUBA instructions
I would have to say that this behaviour is undocumented. The value you get from the constant generator when referring to R3 depends on the source address mode bits. But the ADDA instruction doesn't have these bits. So what happens isn't documented. Kind of like PUSHX.A.
↧
Forum Post: TMS320F28P550SJ: Can I use FALSH API to program the OTP?
Tool/software: Hi experts, My customer want to enable JTAGLOCK using their code, that means they want use FLASH API to program the DCSM register in OTP. I make a demo but it unsuccessful. e2e.ti.com/.../flashapi_5F00_128bit_5F00_programming.zip I check the oReturnCheck of flash api and it's statues is success, but the value in OTP is not change. 1. Could you help to check if we can use flash api to enable the JTAGLOCK? This is urgent since if we can't do it, they will change the chip to others. 2. What's more, in CCS, we can use below method to unlock JTAGLOCK, do we have any other method? In customer production line, they don't use CCS, and they use their own master computer. So they want to know how can they integrate unlock JTAGLOCK to their own master computer? BRs Shuqing
↧
Forum Post: MSP-GANG: MSP-GANG, port 7 is not working
Part Number: MSP-GANG Tool/software: Greetings, On port 7 of the programmer, the microcontroller does not reboot after flashing. And I need it. Tell me which of the chips could have failed. Self-test log file: === MSP-GANG Self test results ( Wednesday, March 19, 2025, 12:55:52 ) === Adapter SN ------: 20070441 Hardware --------: G430: 01.05 Access key ------: MSP-GANG Programmer Silicon Number --: 588C 886E 2600 2A00 API Firmware ----: MSP-Gang A430: 01.03.09.00 BOOT Firmware ---: G430BOOT B430: 01.00.02.00 GUI Software ----: MSP-Gang-GUI G430: 01.03.09.00 DLL Software ----: MSP-Gang-DLL D430: 01.03.09.00 ================ Test results ============= No. name parameter limits result status 1: Data Bus (ALL LOW) 0x0000 (0x0000 - 0x0000) Result: 0x00 ... >> OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > ERROR > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > ERROR > OK > OK > OK > OK > OK > OK > OK > OK > OK > ERROR > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK > OK << ============== Finished ================================= * Test failed!! 3 error(s). ========================================================= Thank you
↧
↧
Forum Post: TMS320F280039C-Q1: How can customer intergrate the unlock JTAGLOCK in customer's master computer
Part Number: TMS320F280039C-Q1 Tool/software: Hi team, I ask this for my customer. In 280039 we can use flash api to enable the JTAGLOCK, and it can be unlocked through JLM in ccxml But they don't use CCS in their production line, so how can they integrate this function to their own master computer? BRs Shuqing
↧
Forum Post: RE: MSP430FR5969: Addressing Mode of CG(R3) for ADDA and SUBA instructions
I tried but the GCC insists on using the documented immediate mode encoding. When coerced (asm(" .word 0x3ef");) the disassembler displays this as register mode. So the constant generator thing was a closely held secret. I wonder what magic happens if you refer to R2?
↧
Forum Post: TMS320F28P650DK: Errata about prefetching beyond Valid Memory
Part Number: TMS320F28P650DK Tool/software: Hi Champ, I am reconfirming for my customer. It is noted that it leaves 8W length (0x25FF8-0x25FFF) in the end of LS9, those memory can't be used by CPU1. If user configures LS8 & LS9 as CLA program in .cmd file as below, RAMLS_CLA_PROG : origin = 0x004000, length = 0x004000 // LS8~LS9 Does the errata also affect the CLA for using the last 8W length of LS9 ? Should be not, right ? Thanks and regards, Johnny
↧