Hi TIDR, The CPU accesses the flash memory via the flash controller Port A, and all other masters (for example DMA) use Port B to access flash memory. The mapping is not configurable.
↧