Hello Cory
When running in deep sleep with the configuration as listed above, the deep sleep system clock source is 30KHz/4 = 7.5KHz or 133us clock period. For the GPIO Pulse to be recognized as a falling edge the pulse should be high for at least 3 deep sleep system clock before it is made low.
Regards
Amit