Hello Ramakrishna, - I see you have commented the clear interrupt flag for DRDY ISR. You have to have correct call here. - I don't see where you enabling the XINT1 interrupt. this might be missing. - I'm also suggesting to lower the SPI clock for debugging purposes to make sure the readiness of read immediately after FIFO writing. Best Regards, Masoud
↧