$ 0 0 Hi Rapeti The design is timing locked for only these supported clock frequencies for system stability and peripheral requirements. Regards, Akshit