Quantcast
Channel: Microcontrollers
Viewing all articles
Browse latest Browse all 217102

Forum Post: TMS320F280039C: CLB clocking

$
0
0
Part Number: TMS320F280039C In your TRM, Table32-1 shows CLB TILE clock is SYSCLK in SYNC Mode. But in Figure 32-3, CLB TILE clock is divied clock of SYSCLK determined by PERCLKDIVSEL.EPWMCLKDIV. Which statement is correct?

Viewing all articles
Browse latest Browse all 217102

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>