The direction of FSR and MCLKR pins are configurable. So, the configuration where the McBSP generates the Framesync & clock through these pins is valid.
↧