Forum Post: RM48L952: Timing relationship between clock and control signals on the EMIF asynchronous interface.

Part Number: RM48L952 For the EMIF asynchronous interface, is there a defined timing relationship between the EMIF_CLOCK_OUTPUT and the EMIF control signals? I am interfacing to an FPGA and would like to make the memory interface synchronous.